

Field Engineering Handbook

IBM Confidential

IBM Confidential

Field Engineering Handbook
System/360 Model 50

IBM CONFIDENTIAL

This document contains information of a proprietary nature. ALL INFORMATION CONTAINED HEREIN SHALL BE KEPT IN CONFIDENCE. None of this information shall be divulged to persons other than IBM employees authorized by the nature of their duties to receive such information or individuals or organizations who are authorized in writing by the Systems Development Division in accordance with existing policy regarding release of company information.

MAJOR REVISION (December 1965)
This edition, Form Z22-2855-1, is a major revision of Form Z22-2855-0, which it obsoletes.

Address comments concerning the contents of this publication to: IBM Corporation, FE Manuals, Dept. B96, PO Box 390, Poughkeepsie, New York 12602

CONTENTS

MACHINE VOLTA	GES	PR	ES	ΕN	T'	wr:	ΓН	РО	WE	R	OFI	O	R١	VIT	Ή	DC	OF	F			4
List of Model 50 M																					4
																	•	•	•	•	
CPU																					5
Data Flow		•	•		•	•	•			•	•	•	•	•	•	•	•	•	•	•	5
ALD Page Index	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	7
Control Field Cha-	t Do			•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	
Control Field Char	1 Pa	ge i	ma	ex		٠.	. :.	•	•	•	•	•	•	•	•	•	•	•	•	•	20
Basic Timings for	2050	P	oc	ess	ın	gυ	nıt	•	•	•	•	•	٠	•	٠	•	•	•	•	•	21
Board Locations in	Gat	es	٠	٠	•	•					•	•	٠		•		•		٠	•	23
Error Register .	•	٠	•	٠	٠	•	٠			٠	•			•	•			٠			23
Board Layouts .																					24
CONSOLE																					26
Common/Multiplex	or C	han	ne	l R	oll	er	-]	eft	Sic	lе											26
Common/Multiplex																					27
Selector Channel R																					28
Selector Channel R	oller	· '	Ric	rht	Sic	łe.	Ċ	Ċ	Ċ	•	•	•	•	•	•	•	•	•	•	•	29
CPU Roller #1 - L							•	•	•	•	•	•	•	•	•	•	•	•	•	•	30
CPU Roller #1 - R	ioht (oi a		•						•	•	•	•	•	•	•	•	•	•	•	31
CPU Roller #2 - L				•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	
				•	•	٠	•	•	•	•	•		•	•	•	•	•	•	•	•	32
CPU Roller #2 - R								•	•	•	•		•	•	•	•	•	•	•	•	33
Indicator Latch Lo			ab.	le	•	•	•		•		•			٠	٠		•	•	٠		34
FLT Scan Log Dec	oder																				39
MAIN STORAGE .																					41
Logic Flow																					41
Main Storage Timi																					43
Arrangement of Un																					44
Cable Color Coding	,	- ~-		-6-																	44
Storage Arrays .		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	45
Storage Array End	Boos			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		46
Storage Array Enu	Doar	ru 1	,,	٠,	·.		•	•	•	•	•	•	•	•	•	•	•	•	•	•	47
Storage Array Inte Main Storage Func	riace	я (в	oa:	ra .	DI.	•	:		•	•		•	•	•	•	•	٠	•	•	•	
main Storage Func	ions	or .	Aα	are	ss	ıng	B	ıts .	•	٠.	:	: .	•	•	٠.	•	٠	٠	•	•	49
Address Bits 13 an						p t	o S	tro	be -	1	nhit	oit S	eg	me	nta	Б,					
Planes and Adda						•	•	•	•	•				٠	٠	٠	•		•	•	50
Local Storage Addi	ess	Seg	me	nts	3	•	•	•	٠	٠		•	٠	٠	٠	•	•	٠	•	٠	50
BUMP STORAGE.										٠											51
Subchannel Word F	orma	at																			51
LOCAL STORAGE																					52
Functions of Local	Stora	age	Ac	ldr	es	sin	g E	its													52
		•					_														
STORAGE PROTEC	TT:																				53
Storage Protection					•	•	÷.	•	•		•	•	•	•	•		•	•	•	•	53
								•	•		•	•	•	•	•	•	•	•	•	•	54
Storage Protection									•	•	•	•	•	•	•	•	•	•	•	•	55
Storage Protection	Logi	ıc	•	•	•	•	٠	٠	•	•	•	•	•	•	•	•	•	•	•	•	99
READ-ONLY STOR	.AGE			•	•	•	•	•	٠	•	•		•	•	•	•	٠	•	•	٠	57
CROS Logic Flow										٠	•					•	•	•		•	57
Binary Decode of R					•	•															58
	OAR	to	1 c	of 6	4	Dri									٠	•	•				59
Binary Decode of R	OAR OAR	to	1 c Se	of 6 lec	4 i t I	Dri Jine	s								:	:				٠	
Binary Decode of R CROS Plane Locati	OAR OAR	to	1 c Se	of 6 lec	4 i t I	Dri Jine	s							:	:	:	:		:	:	59
	OAR OAR ons -	to to	1 c Se	of 6 lec Vie	t L	Dri .ine	s							:		:			:	:	59 60
CROS Plane Locati	OAR OAR ons -	to to	1 c Se	of 6 lec Vie	t L	Dri .ine	s					· ·		:	:	:			:	: :	
CROS Plane Locati Read-Only Address POWER SEQUENCI	OAR OAR ons - Reg	to to To	1 c Se op er	of 6 lec Vie	t I w	Dri ine	s									:	:		:	:	
CROS Plane Locati Read-Only Address POWER SEQUENCI	OAR OAR ons - Reg	to to To	1 c Se op er	of 6 lec Vie	t L	Dri ine	s										:		:	:	60 61
CROS Plane Locati Read-Only Address POWER SEQUENCI Power-On Sequence	OAR OAR OAR ONS - Reg NG	to to To iste	1 c Se op er	of 6 lec Vie	t I w	Dri ine	s							· · · · · · · · · · · · · · · · · · ·		:	:		:	:	60 61 61
CROS Plane Locati Read-Only Address POWER SEQUENCI	OAR OAR OAR ONS - Reg NG	to to To iste	1 c Se op er	of 6 lec Vie	t I w	Dri ine	s									:			:	:	60 61
CROS Plane Locati Read-Only Address POWER SEQUENCI Power-On Sequence DC Off Sequence Cl	OAR OAR OAR ONS - Reg NG	to to To iste	1 c Se op er	of 6 lec Vie	t I w	Dri ine	s														60 61 61 63
CROS Plane Locati Read-Only Address POWER SEQUENCE POWER-On Sequence DC Off Sequence Cl CHANNELS	OAR OAR OAR ONS - Reg ING e Cha	to to To iste	. 1 c Se op er	of 6 lec Vie	t I I I	Dri ine													:	:	60 61 63 64
CROS Plane Locati Read-Only Address POWER SEQUENCI Power-On Sequence DC Off Sequence Cl CHANNELS Selector Channel L	OAR OAR OAR ONS - Reg ING e Chanart	to to To iste	1 o Se op er	of 6 lec Vie	t I I w	Driine														:	60 61 63 64 64
CROS Plane Locati Read-Only Address POWER SEQUENCI Power-On Sequence DC Off Sequence Cl CHANNELS Selector Channel L WCC Requests to the	OAR OAR OAR ONS - Reg ING E Chanart	to to to Toriste	Ser Ser op	of 6 lec Vie	i4 i t I w	Dri ine							· · · · · · · · · · · · · · · · · · ·							:	60 61 63 64 64 67
CROS Plane Locati Read-Only Address POWER SEQUENCI POWER-On Sequence DC Off Sequence Cl CHANNELS Selector Channel L WCC Requests to to CECC Requests to	OAR OAR OAR OAR OAR OAR OAR OAR OAR OAR	to to to Toriste	Server	of 6 lec Vie	t I I i w	Dri															60 61 63 64 64
CROS Plane Locati Read-Only Address POWER SEQUENCI POWER-On Sequence DC Off Sequence Cl CHANNELS Selector Channel L WCC Requests to to Common Channel to	OAR OAR OAR ONS - Reg ING e Chanart atched	to to to To Tiste	. 1 conservation of the servation of the	of 6 lec Vie	t I I Ew	Dri	:s : : : : : : : :														60 61 63 64 64 67
CROS Plane Locati Read-Only Address POWER SEQUENCI POWER-On Sequence DC Off Sequence Cl CHANNELS Selector Channel L WCC Requests to to Common Channel to	OAR OAR OAR ONS - Reg ING e Chanart atched	to to to To Tiste	. 1 conservation of the servation of the	of 6 lec Vie	t I I Ew	Dri	:s : : : : : : : :														60 61 63 64 64 67 68
CROS Plane Locati Read-Only Address POWER SEQUENCI POWER-On Sequence DC Off Sequence Cl CHANNELS Selector Channel L WCC Requests to to Common Channel to	OAR OAR OAR ONS - Reg ING e Chanart atched	to to to To Tiste	. 1 conservation of the servation of the	of 6 lec Vie	t I I Ew	Dri	:s : : : : : : : :														60 61 63 64 64 67 68 69


MACHINE VOLTAGES PRESENT WITH POWER OFF OR WITH DC OFF

1.	208 vac	In the power control compartment On the contactor gate At the CE panel circuit breakers At the convenience outlet transformer
2.	115 vac	At the convenience outlet transformer At relays 49, 50, 51, and 52
3.	48 vdc	On the relay gate On the contactor gate On the CE panel On the 48v bus On all thermals On all power supply terminal board positions 7, 8, and 9
4.	24 vac	In the power control compartments On the relay gate On the contactor gate At the console emergency off switch

LIST OF MODEL 50 MANUALS

	Title	e		Form Number
S/360	Model	50	Comprehensive Introduction, FEMI	223-2821
S/360	Model	50	Functional Units, FEMI	223-2822
S/360	Model	50	Capacitor Read-Only Storage, FEMI	Z22-2823
S/360	Model	50	RR/RX Instructions, FEMI	Z22-2824
S/360	Model	50	RS/SI/SS Instructions, FEMI	Z22-2825
'S/360	Model	50	Selector Channel, FEMI	Z22-2826
S/360	Model	50	Multiplexor Channel, FEMI	Z22-2827
S/360	Model	50	Main and Local Storage, FEMI	Z22-2828
$\cdot 8/360$	Model	50	Power Distribution and Control, FEMI	223-2829
S/360	Model	50	Features, FEMI	Z22-2830
S/360	Model	50	Appendix, FEMI	Z22-2831
S/360	Model	50	Maintenance Manual	Z22-2832
S/360	Model	50	Diagrams Manual	Z22-2833

SYSTEM/360 MODEL 50 DATA FLOW



ALD PAGE INDEX

ALD	Page Index
8-Bit Parity Shifted Four	AP101
8-Bit Parity One Bit Corr	AP111
4-Bit Parity Gen	AP001
A Br Cond Logic	KK241
A Br Cond OR 0-39	KK201
A Br Cond OR Extra Conds	KK251
A Br Terminator Pwring	KK261
A Clk Ctl	GA101
A Clk Drvrs	GA111
Adder Lth 20-31 Ovflo Set	KC411
Adder Lth 0-20 Set	KC401
Adder Lth To Chan Drvrs	BB001
Adder Output Lths	BA001
Address Cmp Ctl	GR 151
Address Keys	PA111
Address Prot Rovrs	KS041
Addtnl Sets For Clk Stat Tgrs	KT231
All Ones & All Zeros Test of SDR	KT521
B Br Buffer	KK271
B Br Immed Cond Gting	KK171
B Chan Intrpt	KE141
B Clk	GA121
B D4 Clk	KC251
B Reg	GH101
B Reg Gting	GM101
DC 1 0 0	73.4.0.1.1
Bfr 1 & 2	FA011
Bfr 1 & 2 Inputs	FA001
Bfr In Bus Output Psns	FA041
Bfr Out Lth Ctl	FA052
Br Cond Terminators	KK581
Br Reg	FA063
Break In	KE301
Break Out	KE301 KE321
Bump Addr Parity Gen	RA071
Bump Address Parity Gen	RA071
Dump Address Farmy Gen	IMMIT
Burst Mode Lth	FA311
Bus In Sws	KE751
Bus In-Out Gting	GN101
Bus Out Lths	FA051
Byte Ctr	GR131
J	

ALD	Dogo Indov
Byte Ctr Funct Ctl	Page Index DS311
Byte Ctr Mod	GR141
Byte Ctr Parity	AW001
Byte Stat 3	KS011
Byte Stat 0-2	KS001
Byte Stat 0-2	10001
Byte Store Stats	KS021
Byte Store Stat Ctl	KS011
C Reg	GH101
C Reg Gting	GM121
C Reg Set	GM111
Carries From Hi-Order Grps	AN101
Carries From Lo-Order Grps	AN111
Carry Grps	AN001
Carry Stat	KS231
CCW 1 & 2 Sec 1 & 2	GF131
CE Cons Sws & Stat Sets	KS191
CE Sw Ctls	KK701
CE-Cust Mtring	PK061
CE Sync Box	PK062
Chan 1 Priority Reg	KE221
•	
Chan 2 Priority Reg	KE251
Chan 2 Priority Determ	KE261
Chan 3 Priority Reg	KE271
Chan 3 Priority Determ	KE281
Chan Bfrs	KE341
al al	GE101
Chan Cks	GE101
Chan Conds To A Br Fld A	KK191
Chan Ctl Sws	KE761 KE501
Chan Log Out Test Ctls Chan Mask	KE111
Chan Mask	VEIII
Chan 0 Priority Reg	KE201
Chan 0 Priority Determ	KE211
Chan Scan Conds To A Br Fld B	KK291
Chan Sel	PK081
Chan Selection Lths	KE021
Chan Selection Decode	KE031
Chan Status Parity Gen	GE131
Chan Stg Prot Bits	RP211
Chan Sw	KE891
Chan to Adder Lth Terms	BC011

ALD	Page Index
CHOB Parity Xmit	BH731
Clk Dist	KC441
Clk Dist B-01	KE921
Clk Dist B-C2	KC931
Clk Dist B-B2	KE941
	122011
Clk Dist E-C2	KE951
Clk Dist Misc	KC101
Clk Dist Revrs	KC301
Clk Dist Revrs	KC431
Clk Dist 01C-B3	KC442
Clk Dist 01C-C3	KC451
Clk Pulse Shapers	KC021
Clk Pwring For Dir Ctl	JC021
Clk Pwring	KH951
Clk Reg CPU	KC351
Clk Status Tgrs	KT211
Clk Status Tgr Reset	KT221
Clk Timing	KC011
Cmp AOB & IAR For Rftch Turn-On	CA231
Cmp ROSDR & Chan Bits	KE502
Com Chan Lines 1	GD101
Com Chan Lines 2	GD131
Cond Codes	GD141
Cond Reg	RP011
Cond Codes 0-3 Reset DTC	FA321
Corre DD Me	170711
Cons PB Term	KS711
Cons SW Terms	KS701
CPU Stg Prot,Bits Ctl Lth 3	RP201
	GG131
Ctl Lth 1	GF111
Ctl Lth 2	GF161
Ctl Status Logic	KT151
Cycle Ctr Reg	GA131
Data Ck Lth	FA381
Data Key 20–31 Term For ROS Addressing	KK281
Data Mey 20-31 Term For NOS Audressing	1717701
Data Keys	PD001
Dec Corr & Carry Error	AQ201
Dir Data In Lths	JD011
Dir Data Out Reg	RZ011
Dir Data Signal Inputs	KS631
21. 24m Signar mpans	110001

ALD	Page Index
Dir Timing Signals Out	JT011
DTC Ctl	KE441
Dummy Error Reg	KT041
Dupl Tgr Pos 345	KL041
Edit Decode	KP041
Emit Fld Decode 0-7	FA181
Emit Fld Lo-Order Decode	RK303
End Up	GG161
End Up Intrpt	GG171
Entry Bus In-Out	FA451
EOR Ctls	GC151
ER & Gating To BC	GC111
Error Chan	DE551
Error Chan Error Ck Logic	KT051
Error Ctl	KE531
Error Cti	KESSI
Error Intrpt Logic	KT061
Error Intrpt Logic	KT101
Error Pending Tgr	KT081
Error Reg	KT011
Error Type	KE541
	77
Exp Funct Reg	RE001
Ext Chan Inds	GP101
Ext Chan Log Out	GP101
Ext Chan Reset	GE191
Ext Intrpt A Br Logic	KS291
External Ctl Inst Handling	GF101
F Reg	RF001
F Reg	RF001
Final Scan Decode	KH121
Final Scan 0A1	BH121
Finish Lth	GB161
Fixed Addr Gen	KK611
Fl Reg	GC161
FLT Binary Tgr	KH211
FLT IPL Intrfce With Chan	KH551
FLT IPL Secondary Seq Stats	KH345
FLT IPL Seq Ctls	KH511
FLT Prog Load Ck	KH555
FLT Stg Intrice	KH552
Four Bit Parity Gen	AP001
rout Dit Failty Gen	Arour

ALD	_Page Index
Funct Bit Pos 0-3	KK011
Function Bits 0-3	KK021
G1 & G2 Ctr Zero Conds	KK571
G1 Ctr	KK551
G2 Ctr	KK561
Gate Status	KE671
Gate to Com Inds Or Scan Out	BH011
Gating For Com Inds	BH041
Gating For Rtne Req Bfr	FA161
Gating To LS Ctl	KL051
Gen Byte Ctr & 4-Bit Parity	AW001
Gen LSAR Psns 2-5	KL011
Gen Lthed W0-7 Parity	AW011
Gen W Pos 0-7	AV001
GP Stats	KS041
Grp A Ind Drvrs	BY211
Grp C Pwr Gting	BH061
Grp G Ind Dryrs	BY211
Grp H Bit Xmit	BH821
H Reg	RH001

H Reg Set	KC222
Half Add	AM001
Half Sum Ck	AQ001
Halt I/O	GS151
Halt Tgr	KS721
	G.10.11
Hdw Address Ctl	CA241
Hdw Traps	KK711
Hold Sence Tgr	JC011 XA131
HS Option Bus In	XA161
HS Option Bus Out	AAIOI
HS Option In Tags	XA001
HS Option Out Tags	XA111
HS Option PCI BChl	XA181
HS Option Polling	XA191
HS Option Straight Thru Lines	XA211
IA Ctr Bit Carries	CA181
IA Ctr G Ting	CA211
IAR & Ctr	CA111
IAR Inds	PP111
IAR Parity	CA171

ALD	Page Index
IC Parity Prediction	CA191
IC Parity Predict	CA191
ILC	RP001
In TSG Lines	FA351
Inst Ctr & SAR Ctl	CA221
Inst Ctr Ctl	ED010
Inst Reply 0 & 1	KP012 KE051
Inst Reply Tgrs	KE051 KE061
Inst Reply Tagq	KE051 KE071
Inst Start	GF121
inst start	GF 121
Interv Timer 50-60 Cycle Clk	KS252
Intrice Bus Byte Gates	GN191
Intrice Bus In Gting	FA002
Intrice Bus In & Out	FA451
Intrice Byte Parity Ck	GT101
Intrfce Cable Exit	FA451
Intrfce Cable Entry	FA451
Intrfce CDA First Byte Lth	GT161
Intrice Log Out Ctl Diag Mode	FA153
Intrice Out Drvrs	GS131
Intrice Out Tag Ctls	FA152
Intrice Parity Gates	GT111
Intrice Poll Ctl	GR121
Intrice Reg In Tags	KE831
Intrice Reg	KE841
Intrfce Reset	GS151
Intrice R/W 1-4	GT121
Intrice Stop	GV101
Intrfce Unit Sel	GV121
Intrpt Bfr Full Tgr	FA331
Interest Days	KS271
Intrpt Reg	KS251
Intrpt Stats	KP011
Invalid Digit Test	KE401
I/O Adder Lth Tests	
I/O Break In Dist	KU 0 01
I/O Byte Ctl Rcvrs	KS041
I/O Inst Reg	KE001
I/O Mode & CPU Mode Dist	KU101
I/O Mode Stat	KS261
I/O Reg	RL111
-	

	4
ALD	Page Index
I/O Rtne Mode	KE311
I/O Stat Ctls	FA081
I/O Stat 4 + HS Ch Stat	KE191
I/O Stats	KE151
I/O Inst Dist	KE011
J Reg	RJ001
J Reg Ck	RJ011
L & R Sign Stats	KS201
L Byte Address Ctr	CL001
L Reg	RL001
L neg	ILLOUI
L Reg 1-7 To Adder Lths	BA501
L Reg Set	KC201
Late Reg Clk Dist	KC081
Length Crts	KK551
Length Ctr 1	CG101
Laureth Otra O	CC201
Length Ctr 2	CG201
Length Ctrl Funct Ctl	DS301
Load MC Lth	PL031
Load Unit Addr Ctl	PL011
Load Unit Addr Ctl	PL111
Log Ctl	KE621
Log Ctl 1-2	GD101
Log Ctr Decode	KH361
Log Ctr Sel	KH351
Log Ind Chan Ctl	KE631
Log Indicate Words 1-6	KE601
Log Out Log-Out Ctl	FA341
Log Out Parity Gen	BH921
Log Out Parity Gen Log Out Reg	KE661
-	KE671
Log Reset	KE0/I
Log Scan-Scan IPL Ctr	KH341
LS Addr	KE371
LS Ctl	KE471
LS Full B Full	GC171
LS Funct Reg & LSAR Pos 0-1	KL001
I S Outest Ctl	KL061
LS Outgt Ctl	KL061 KL041
LSAR Parity LSAR Parity Ck	KL041 KL042
	KC091
Lth Clk Dist	GC141
LW Reg	60141

ALD	Page Index
M Byte Address Ctr	CM001
M Byte Ctl-Byte Ctl	KK551
M Reg	RM001
M Reg Set	KC211
Mach Resets	PK051
Mach State Mask Reg	RP001
Maint Cons PB Ctls	PK001
Maint Cons Ctl Sws	PK041
Maint Cons Stg Test	PK071
Maint Cons Roller Ident	PL041
Maint Cons	PS121
Maint Cons Sw Integrators	BH071
Maint Panel Termination	KT301
Manual Ctls	KE781
Mask Reg	RP001
	12 001
MD Ctr	KK561
MD Ctr	CD001
MD Ctr Zero Cond	KK571
MD Funct Ctl	KS311
Mem Byte Bkwd Sw	KE391
Mem Byte Ctl Reg	KE381
Metering In-Out	FA471
Metering Logic	KE981
Mover Bits For Chan	BW011
Mover Br Conds	KP021
Mover Funct Reg-WGN	KQ001
Mover Funct Reg Decode	KQ011
Mover Parity Ck	AW021
Mover U Ingt Ctl	DS001
Mover V Ingt Ctl	DS021
niovor v inge ou	22021
Mpx Bfr In Bus Term	BW001
Mpx Ctls	FA251
Mpx I/O Byte Stats	FA331
Mpx I/O Stats	FA091
Multi-Purp Lths	GA141
-	
Normal Intrpt	KT111
OC Lth	PL031
OCP Inds	PK101
OCP Sws + Inds	PL101
One Syllable Op Stat	KS221

ALD	Page Index
Op Cons Load Unit Address Sws	PL001
Op Reg	GC131
OR AND Ind Of Grps E + F	BH411
OR B Br Bits X0 x X1 Early Conds	KK141
OR B Br Bits X1 X2 Early Conds	KK151
OR B Br Bits X2 X3 Early Conds	KK161
Oscillator	KC001
Out Tag Line Address Out	FA131
Out Tag Lines	FA141
Outgt To Left Adder Input	BX001
ange to the state of the state	
Outgts To Right Adder Input	BY001
Outgts To Left Mover Input	BU001
Outgts To Right Mover Input	BV001
Ovflo Lths	RF001
Parity Ck ROS Gt Bits 6-18 + P	RA071
Parity Gen For Bump Address	RA071
Parity Gen For Log Out	BH921
Parity Predict For IC	CA191
Pass/Fail Tgr	KH321
PC 1	GG181
PCI Ctls	KE131
Poll Ctl	FA341
Pos 1-3 First Drive Decode	KK331
Pos 4-5 Second Drv	
Pos 4-5 Second Drive Decode	KK371
Pos Reg	GB181
Prelim Scan Decode	KH111
Priority Suppress	
Priority Suppress Chan 0 + 1	KE241
Priority Suppress Chan 2 + 3	KE291
	WELLS.
Proceed On Intrpt Lth	KE101
Prog Lth	FA371
Prog Scan Ctl	KE701
Prog Scan Stat	KH321
Prot Ck Lth	FA371
PSW 12-15	KS261
PSW Reg	RP001
R Reg	RR001
R Reg Set	KC221
Read Sec 1-3	GG101

ALD B. S. J. J. St. J.	Page Index
Refetch Stat	KS211
Reg CPU Clk Dist	KC051
Reg MM Clk Dist	KC071
Reg Sup Clk Dist	KC041
Req Reg	GB101
Req Reg Pri 1-3	GB141
Req Reg Stats	GB121
Req Reg Xfer Ctl	GB121
Reset	KE901
Rmem Early Decode Stg Hldoff	DR201
Tanem Barry Becode big indon	51(201
ROAR Double Backup	KK312
ROS Adder Lth to Ingt Ctl	DR111
ROS Adder Lth to Ingt Ctl 1	DR091
ROS Address Ctl Decode	KK002
ROS Address Ctl Fld	KK003
ROS Address Cmp	KK461
ROS Base Address	KK301
ROS Ctr Ctls	DS301
ROS Drvrs	KK381
ROS Funct Ctl	DS311
ROS Gt Bits 6-18 + Parity Ck	KK072
ROS Gting To T Ctl	DR041
ROS Ingt Dist	KC121
ROS I/O Mover Destin	DS211
ROS Mover Output Ctl Decode	DS101
ROS Outgt Dist	KC111
ROS Second Drive Decode	KK341
ROS Sel 16-21	KK061
ROS Sel Lines 0-10 C-13	KK052
ROS Sel Lines 11-21 C-13	KK062
ROSDR 75-80 Stat Setting Decode	KS511
ROSDR Adder Gate Bit Ck	RK059
ROSDR Adder Gate Bit Ck	RK033 RK081
ROSDR Adder Gate Bit Ck ROSDR Adder Gate Bits	RK211
ROSDR Adder Gate Bits	RK311
ROSDR Adder Left Input Ctl	DR011
ROSDR Adder Right Input Ctl	DR021
ROSDR Adder Funct Ctl	DR031
ROSDR Address Gate Ck	RK042
ROSDR B Br Cond Pos 0-1	KK511

ALD	Duine Index
ALD ROSDR B Br Cond Pos 2-4	Price Index KK521
ROSDR Bits 81-89 Ck	RK071
ROSDR BR Bit Ck	RK061
ROSDR Decode Pos 49-51 Mpx Gt Ctl	
ROSDR Décode Pos 49-51 Mpx Gt Cti ROSDR Décode Pos 56-58 A Br Cond X	FA071
ROSDR Decode Pos 56-58 A Br Cond X	KK531
ROSDR Decode Pos 59-61 A Br Cond Y	KK541
ROSDR Input Output Clk	KC371
ROSDR LS Bit Ck	RK041
ROSDR LS Br CE Stat Bits	RK111
ROSDR LS Br CE Stat Bits	RK301
ROSDR Mover Gate Bit Ck	RK024
ROSDR Mover Gate Ck	RK057
ROSDR Mover Gate Bits	
ROSDR Mover Gate Bits Ck	Bk058
ROSDR Mover Gate Bits	RK101
ROSDR Mover Gate Bits	RK121
ROSDR Mover Gate Bits	RK221
ROSDR Parity Ck Rsm Gt	KK071
ROSDR Pos 12-15	KK001
ROSDR Pos 49-51 44-46 Mpx Gt Ctl	FA061
ROSDR Pos 78-83 B Br Conds	RK341
ROSDR Pos 84-89	RK351
ROSDR Psns	FA062
R/W Direct Sig	JC011
RSM Sel 0-15	KK051
ASW Set 0-13	KK031
Rtne Bit Decode 0-7	FA201
Rtne DTC	KE451
Rtne Gen A-F	FA231
Rtne Quadrant Decode	FA191
Rtne Req Bfr	FA171
Rtnes A0-A7 B0-B7	FA211
Rtnes C0-C7 D0-D5	FA221
SAR	RA002
SAR Invalidity Ck	RA041
SAR Parity Ck	RA051
SAIR Fairty OK	11/1051
SAR Set	KC241
Scan A + B Br Bits	KH921
Scan Bits Grp B Or D	BH701
Scan Ctl Seq	KH231
Scan Ctls	KK711

ALD	Page Index
Scan Decode For Sel Chan	KH151
Scan In Ctl For Mpx Chan	FA162
Scan Insert to ROS Address	KK081
Scan IPL	KE871
Scan Out Grp A	BH141
Scan Out Grp B	BH601
Scan Out Grp C	BH741
Scan Out Grp D	BH681
Scan Out Grp E	BH301
Scan Out Grp G	BH101
Scan Out Grp H	BH811
Scan Out Grp J	BH341
Scan Test Ctr	KH311
SDR & Lths	BA001
SDR All Ones All Zeros Test	KT521
SDR Indicators	PP011
SDR Termination	KH342
Set F I/O + Q Regs	KC231
Sel Chan Ctl Gates	KK601
Sel Chan Ind Drvrs	PR001
Sel Out Line Ck	GR101
Set Log Reg	KE651
Set Lth	KC261
Set Lth 1 Reg	KC281
Set Lth ROSDR Outgt Clk	KC271
Set Lth ROSDR Ingt Clk	KC291
Sflpt Stat Setting	KS181
Shifted Sum Zero Test	KK101
Simul Bus In Chan 2-3	KE851
Simul Ctls Chan 2-3	KE861
Simul Intrfce Data Reg	KE801
Simul Priority Chan 1-3	KE721
Spec Carries	AN081
Spec Log Ctl Decode	KH371
Spec Purp Lth D1 D2	GA161
Sprvsry Ctl Logic	KT251
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	******
Sprvsry Ctr Inh Pwring	KT271
Sprvsry Stat	KH321
Stat Setting Zero Tests	KS241
Stat Setting Ct1 Line Gen	KS601
Stg Hldoff Clk Inh Tgr	KT215
-	


ALD	Page Index
Stg Hldoff Ctls	KC511
Stg Prot Gting	RP221
Stg Ripple Logic	KT501
Stg Timing Ring	KC501
Sum Ck	AQ101
Supp Out Ctl	GR101
Switchable Indicators	PS001
Sys Mask	RP031
	KT311
Sys Reset and Xmit Logic	GR111
Tag GT Gen	GRIII
Time Out + Foul	KE091
Timer Update Sig	KS251
Turn Off Start I/O	KH521
Unit Address Sws To FLT IPL	KH561
Unit Status Decode	GS101
VFL Lth Set	KC421
VFL Sign	KP001
WCC P CECC	KE081
WFN Decode	KQ011
Wr Sec 1	GG141
Wr Sec 2	GG151
Wo-7 Parity	AW011
XG Parity Insert	BX041
Y Parity Insert	BY041
I I alloy mout	D1041

Edge					CE
Char	Format	Sym	Fld	Name	Page
	r. 3				
E	0000 [binary]		CE	Control Emit Data	106
A	[RRR] <u>+</u> [LLL]—[TTT]	R	RY	Right Input to Adder Y	107
		*	TC*	True - Complement Control	107
		l L	LX	Left Input to Adder [XG]	107
		Т	TR	Adder Latch Destination	102
	[UUUU] or [V+VVV+V]	U	AD*	Adder Function	107
		V	AL	Shift Gate and Adder Latch Control	104
В	[GGG]→U	G	LU	Mover Input, Left Side [U]	101
	[ввв]→ v	В	MV	Mover Input, Right Side [V]	101
	[CCC]→ WL [DDD]→WR	С	UL*	Mover Action 0-3	106
		D	UR*	Mover Action 4-7	106
	$W \rightarrow [FFF]$ or $W [FF] \rightarrow [FFF]$	F	WM	Mover Output Destination	105
	SEMT		RY	(or SDR Parity Bits to CE Bits)	107
D	[AAAA] → [TTTT]	A	AL	Shift Control and Adder Latch In Gate	104
		т	TR	Adder Latch Destination	102
	[x] →LB, MB, MD or	х	UP*	Counter Function Control	105
	LB, MB, MD+[x]	LB	LB	Select L Byte Counter	105
	,, <u>-</u> L J	MB	мв	Select M Byte Counter	105
		MD	l MD	Select MD Counter	105
	$[JJJJ] \rightarrow ADDER$ or $G[J]-1$	J	DG	Length Ctr and Carry Insert Ctrl	105
L	[www]→LSA	w	ws*	Local Storage Addressing	103
_	[SSS] → LS or LS →[SSS]	s	SF*	Local Storage Function	103
S	$IA+[Z] \rightarrow A$ or	Z	IV	Insn Address Reg Control	103
	IA+ [Z]-A, IA			3	
	HA—A		TR	Adder Latch Destination	102
	SMIF		ZN	(Suppress Memory Insn Fetch)	101
С	$\begin{bmatrix} Z/Z \end{bmatrix} \longrightarrow IVD$ $IA + \begin{bmatrix} Z \end{bmatrix}$ or $IA + \begin{bmatrix} Z/Z \end{bmatrix}$	Z	IV	Invalid Digit Test	103
	All Others		SS	Stat Setting and Misc Control	111
R	[MMM] - ROAR or SCAN	М	ZF	Function Branch Control	101
	[P] Ω\ [P=P] → A or B	P	ZN*	ROS Address Control	101
_	All others on R line		AB	ondition Test (Left—le)	798

CONTROL FIELD CHART PAGE INDEX

CPU Time ──►	0	0 500	5	0 00 000	5	0 00 500	500 2000		
Reg Set Late Reg Set Err Reg Set Latch Pulse	-			-		-		CPU	
Mem Sel R/W Lth X R/W Lth Y R/W Lth Sense Strobe (Access) Set SDR Set AOB Lth	R1	_/		WE	 	W2	MA011 MA011 MA011 MA011 MA031 MA031	.=	
Start Mem Set LAR Set Read Drvr Set Wr Drvr Strobe Reset SA's	111 - 1	-		ı	-  -   -	_	LS701  LS701  LS211  LS221  LS311  LS311	Local Storage	
Drive Strobe Array Drive Sense Bit Strobe Sense Lth Reset SAL			11<1			KK39 ED151 EF001 EE001 EF001	İ 🗕	ROS Timing	
Strobe Bit Read Gate Set Drvr Sample Drvr					 	MP20 MP20 MP11 MP20		Stor Prot (Read)	

### BOARD LOCATIONS IN GATES



### ERROR REGISTER

Bit	Error Indicated
0	Half-Sum 0-7
1	Half-Sum 8-15
2	Half-Sum 16-23
3	Half-Sum 24-31
4	Sum 0-7
5	Sum 8-15
6	Sum 16-23
7	Sum 24-31
8	Carry
9	L Byte Counter
10	M Byte Counter
11	MD Counter
12	Length Counter (G1)
13	Length Counter (G2)
14	Mover Left Input
15	Mover Right Input
16	Mover Output
17	Storage Address Register 8-15
18	Storage Address Register 16-23
19	Storage Address Register 24-31
20	ROS 1-30
21	ROS 32-55
22	ROS 57-89
23	SP Check
24	LCS Check
25	Spare
26	Log Request

H	INGE

	NGE T-A A	В	С	D	E
1	A & B Branch Control	SAR-IAR Chan to Adr Lth	LTH & SDR 0-15 H Reg 0-15	G1 & G2 F & Q Reg 5 ROSDR Bits Gate Into L&H Control	12 ROSDR Bits Valid Digit Test Direct Cntl Mover Cntl
2	A & B Branch & Adder Test	Adder 0-15 Half Sum Chk 0-15	LTH & SDR 17-31 H Reg 16-31	MD Ctr W Parity W Checking	ROS Decode VFL Sign VFL Invalid Mover Br
3	Stats	Adder 16–31 Half Sum Chk 16–31	Gt Into Reg Cntl Adr Lth to Chan Full Sum Chk M Reg	Mover & Lth Mpx Bfr in Bus Term Mover Left & Right Gts	BAL & BAM WFCN LS Cntl LS Adr Chk Mover Edit J Reg
4	Stat & Feature Control	Emit Field X & Y Gating	LS S9 L Reg R Reg	S9 Local Store	LSAR LSFN
G	T-C A	В	С	D	E
1	Go	C R ite-D Has Only o		d	CROS Logic
2		It is Part o			CROS Logic
3	CE Panel Mixing Board	ROAR Backup	CROS Control	CROS Control	CROS Control
4	CE Panel Mixing Board		Chan To Chan Adapter	1052 Adapter	1052 Adapter
Ι'					

<u></u>	T-B A	В	С	D	HINGE E
١٩	1-B A	Г В		, J	
1	Mpx Chan	Mpx Chan	Common Chan	MS Ripple Test Storage & Timing Holdoff	Inst Ctr Supervisory Cntls
2	Mpx Chan	Mpx Chan	Common Chan	Supervisory Cntls	Supervisory Cntls
3	Selector Chan 1	Selector Chan 1	Hi Speed Adapter	Selector Chan 1	Central Clock
4	Selector Chan 1	Selector Chan 1	Selector Chan 1	Selector Chan 1	
G	T-E A	В	С	D	E
1	Sel Chan 3	Sel Chan 3		Sel Chan 3	
2	Sel Chan 3	Sel Chan 3	Sel Chan 3	Sel Chan 3	
3	Sel Chan 2	Sel Chan 2	Common Chan	Sel Chan 2	
4	Sel Chan 2	Sel Chan 2	Sel Chan 2	Sel Chan 2	
Ι `					

			TRUCTIO		CHA	MUM NA	BER	IN	STRUCTI	ON REP	-Y			PRCD		TIME		
1	START 1/O	TEST I/O	HALT I/O	TEST CHAN	4	2	1	0	11	2	3	REPLY	всні	ON IRPT	OUT	OUT CHK	FOUL	
	Π	I			EARLY		CHAIN									SB	CR	
2	RTNE RECD	PCI ENABL	BREAK IN	I/O RTNE	FIRST CYCLE	FIRST CYCLE	FIRST CYCLE	LS RD	LS WR	CHAL DTC	ALCH DTC	CHAIN	LAST CYCLE	BREAK OUT	0	1	2	3
		BUFF	ER 1			BUFF	ER 2			BUFF	ER 3				O STAT	S		<u> </u>
3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	4	
	BUFFER 1									BUFFER 2								
4	Р	0	1	2	3	4	5	6	7	Р	0	1	2	3	4	5	6	7
	1	1	Γ		OUT					IN						BUS C	OUT	
5	SEL OUT	SEL IN	OP IN	SUP OUT	REQ IN	svc	ADR	CMND	SVC	ADR	STAT			Р	0	1	2	3
	C	ONTROL	LED EMI	T	ROUTINE REQUEST TGRS					PRIORITY				CC	CONTROL TRIGGERS			
6	0	1	2	3	А	El	E2	E3	E4	2	3	PCI	СС	DTC	UCW	IB FULL	POLL	BURST MODI
7																		
			<u> </u>	L		<u> </u>		<u></u>										
8												T						

												1	COMM
	22	ROS		48	FIRST CYCLE CHK							2	COMMON/MULTIPLEXOR
1/0	33 34 47 1/O LOGS CHK			GATE	СПК	<u> </u>	<u> </u>					3	
CHK MODE	1	2	3	STATUS									
					REQ LOG OUT							4	CHANNEL
4	BUS 5	OUT 6	7	CHE PGRM	CKS STOR PROT							5	ROLLER
0	MPX 1/0	2 STATS	3	DATA XFER CNTL	CC RESET CNTL							6	1 1
												7	RIGHT SIDE
												8	

							В	REGISTE	R								
P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15
							C	REGIST									С
P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15
		BYTE CC	OUNTER			END	REG	LA	ST WOR	DS	T	END OF	RECORE	)			REGS
P	A 2	1	P	B 2	1	2	1	3	2	1	COUNT INTLK	1	2	READ INTLK	B AC	LS ENABL	LS
									7					CLOCK		]	
UA FETCH	CCW1 TYPE	CCW2 TYPE	UNIT SEL	RD STORE	WR FETCH	END UP	СОМР	IRPT	0	PHASE 1	A STEP	3	A0	Al	STEP	LS REQ	PCI REQ
POS	INH	Ι	A CL	.OCK		9	SP		CHAN	· 	POLL	Γ	T		U SEL	COM	PARE
REG TRF	RD STOR	А	В	С	D	DI	D2	INSN SCAN	IN USE	POLL	IRPT END	INSN INH	BC RDY	UA TO BUS = 0	ADR OUT	=	<b>≠</b>
			GENE	RAL PURP	OSE REG	ISTER						F	LAG RE	G		1	
	1	2	3	4	5	6	7				CDA	СС	SILI	SKIP	PCI	FIN	FIRST WORD
											<del>                                     </del>					<del> </del>	
	P P UA FETCH POS REG	0-7 0  P 0-7 0  A P 2  UA CCW1 TYPE  POS INH REG RD	P 0-7 0 1  P 0-7 0 1  BYTE CC  A P 2 1  UA CCW1 CCW2 FETCH TYPE TYPE  POS INH REG RD TRF STOR A	P	P	P	P	P	P	O-7	P	P	P	P	P	P	P

								B REC	SISTER									
P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31	1
								C REC	SISTER									
P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31	2
FU	LL		RE	AD		T	WRITE					CHAI	NNEL CH	IECKS				
В	С	BKWD	ОР	RDY	IF	ОР	RDY	1F	CD = PC TYPE	SIM	ILI	PRGM	STOR PROT	CHAN DATA	CHAN	IF CTRL	CHAIN 1	3
				RE	QUEST F	REGISTE	R							СОММО	N CHAN	DETEC	Г	
P	RIORITY 2	3	0	1	2	3	4	5	0	ST 1	AT 2	3	LS	PRI 1	PRI 2-3	PCI	INH RTNE	4
	IF CDA		BC	WR	[	OP	T		Γ				OUT			IN		
STOP	FIRST BYTE	CD	MOD ENABL	CHAIN RDY	REC END	IN TEST	CHAN STOP	SEL OUT	STOP RTNE	SEL IN	OP IN	svc	ADR	CMND	svc	ADR	STAT	5
ſ		TOTAL	WR			Γ					٨	AP.				SVC	BLOCK	
	FIRST BYTE	REC FETCH	CHAIN PRCD	STOP REL				STAT NEXT		Cl	C2	C3	C4	SUP OUT	REQ IN	OUT	STAT	6
																		7
																		8

FLT Op Decoder																			
										L REG	ISTER								
1 <i>7</i> (F)	1	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15
1										R REG	ISTER								
23(F)	2	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	- 11	12	13	14	15
-					-					M REC	GISTER								
22(F)	3	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15
1										H REC	SISTER								<u>}</u>
21(F)	4	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15
		Τ								SA	.R								$\neg$
	5	P 8-15	8	9	10	11	12	13	14	15	P 16-23	16	17	18	19	20	21	22	23
1		ROS	T	C	E		Ι	LX		TC		RY		1	A	.D		ſ	
	6	P 57-89	57	58	59	60	61	62	63	64	65	66	67	68	CL 69	70	71	72	73
		T PRIOR	ITY TRIC	GERS	INSERT	REMOTE	STOR	STOR			LCS R	FADY		Γ					
	7	REQ	MASTER	LAST	PREFIX TGR	STOR READY	SYNC TGR	RING INH	INVAL ADDR	1	2	3	4						
İ		T	СНІ	CK	-	T	UNITIE	ENTITY								Ī		T	
	8	MARK	KEY	ADDR	DATE	1	2	3	4										

FLT Op Decoder																				
									l	REGISTE	ER									읂
1 <i>7</i> (F)	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31	1	CPU ROLLER
	Γ									REGIST	ER									15
23(F)	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31	2	ER 1 -
										A REGIST	TER									12
22(F)	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31	3	RIGHT SIDE
									1	H REGIST	ER									ıΕ
21(F)	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31	4	
					SAR					T	Γ	BYTE	STATS		I в	YTE STO	RE STAT	S		ì
	P 24-31	24	25	26	27	28	29	30	31		0	1	2	3	0	1	2	3	5	
	AB				I		BB			I	T			SS				T		ì
	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89			6	
																			7	
			-																8	

FLT Op Decoder																				
		ROS		LU		N	iV			Z	.P				Z	.F		Z	Ν	CPU
	1	P 1-30	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		U ROI
		ROS	[	IV		T		AL				W	M			JP	MD	LB		
	2	P		CT		<u> </u>				T		WL		HC		MS			CG	LER
		32-55	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	2 -
i		ONE		T	<del></del>	<del></del>				-		NI	XT ROS	ADDRES	c					Ė
	3	SYL	RE-						R	OS BASE	ADDRES		- × 1 KO3	ADDRES		ION BIT		BRAN	VCH	LEFT
	ľ	OP	FETCH					0	1	2	3	4	5	0	1	2	3	Α		
		<del></del>																	==	SIDE
20	4	1/0	1/0	REGIST	ER	TIMER	CONS	L E	YTE CN	TR	M	BYTE CN	TR			FREG			Q	ر-,
20	4	MODE	P	0	1	IRPT	IRPT	P	0	١,	l p	0	1	P	0	١,	2	3	REQ	
		1	<u></u>		<u></u>	1 1100 1	1 100 1	<u> </u>								<u> </u>				
	5				LSAR	<del>,</del>			FN	LS			J REG				M	D		
24	٥	Р	0	1	2	3	4	5	0	1	Р	0	1	2	3	Р	0	1	2	
1		Τ			AD	DFR					Τ	C	OUNTER	\$		<del></del>	MOVER		T	
12	6	<b>—</b>	HALF	SUM		T	SL	JM		T		Г	0011121	Ť	T	INP		OUT-	LSAR	
		0-7	8-15	16-23	24-31	0-7	8-15	16-23	24-31	CARRY	L BYTE	M BYTE	MD	G1	G2	L	R	PUT		
i		T		T	T	Т	Γ					CUE	RENT RO	OS ADDR	FSS					
	7							<b></b>	Г —	Γ		1	T TOTAL	)	1	Ι			$\overline{}$	
								0	1	2	3	4	5	6	7	8	9	10	11	
		T	T -									PRE	VIOUS R	OS ADD	RESS					
	8							0	1	2	3	4	5	6	7	8	9	10	11	

S/360 MODEL 50

Jp oder																			
1	ZN				TR					WS			SF						
	18		19	20	21	22	23	24	CS 25	26	A 27	28	29	30					1
ſ		DG			JL	U	IR .		I	۸	AOVER F	UNCTIO	N		I	T	T		
l		MG								CPU			1/0		1				2
[	49	50	51	52	53	54	55		0	1	2	0	1	2	l				
[		EXTERNA	AL INTER	RUPT RE	GISTER						SW								
	_	_					IL		Ċ				M						3
Į	1	2	3	4	5	6	32	33	34	35	36	37	38	39		<u></u>	l	L	
	EDIT S	TATS			GENE	RAL PUR	POSE ST	ATS								STORAC	E RING		
20	1	2	0	1	2	3	4	5	6	7	L SIGN	R SIGN	CARRY	RTL	R1	R2	R3	WI	4
ſ	MD					<del>-</del> 1					G	2			J			T	
24	3		s	Р	0	1	2	3	S	Р	0	1	2	3					5
1		SAR			ROS						T					T			
12	8-15	16-23	24-31	1-30	32-55	57-89	PROT TAG	LCS	LOG REQ										6
[																T			_
																			7
- 1																			
- 1					1								1						8

				Comme	on/Multipl	exor Channel	Status						
Word 1		Word 2		Word 3			Word 4		Word	5		Word 6	
TEST I/O HALT I/O TEST CHAN  CHAN	KE001 KE001 KE001 KE001 KE021 KE021 KE051 KE051 KE061 KE061 KE061 KE091 KE101 KE091 KE091 KE091 KE191	RTNE RCVD PCIE ENABL BREAK IN I/O RIVE EARLY FIRST CYC FIRST CYC CHAIN FIRST CYC LS RD LS WR CHAID DIC ALST CYC BREAK OUT  SBCR	KE301 KE301 KE301 KE301 KE301 KE301 KE471 KE471 KE441 KE321 KE321 KE321 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381 KE381	BUFFER	KE341 KE341 KE351 KE341 KE341 KE341 KE351 KE351 KE351 KE351 KE161 KE161 KE191 KE191 KE191 KE361 KE661 KE661 KE661 KE667 KE667	BUFFER 1 BUFFER 2 REQ LOG	P 0 1 2 3 4 5 6 6 7 COUT	FA011 FA011 FA021 FA021 FA021 FA031 FA031 FA031 FA011 FA011 FA021 FA021 FA021 FA031 FA031 FA031 FA031 FA031 FA031 FA031 FA031	SEL OUT SEL IN OP IN SUP IN SUP IN SVC OUT ADR OUT ADR IN STAT IN  BUS OUT  BUS OUT  7 PROM CHK STOR PROT CHK	FA141 FA361 FA361 FA151 FA361 FA131 FA131 FA351 FA351 FA351 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051 FA051	CONTROLLED EMIT  RTNE REQ TGRS  PRIORITY  CTRL	2 3 A E1 E2 E3 E4 2 2 3 PCI CC UCW IB FULL MODE 01 2 3 RL	FA063 FA063 FA063 FA171 FA171 FA171 FA171 FA261 FA261 FA261 FA251 FA311 FA311 FA311 FA1091 FA101 FA101 FA111 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121 FA121

INDICATOR LATCH LOCATION TABLE (SHEET 1 OF 5)

					Se	lector Ch	annel Status						
Wor	d 1	Wor	d 2		Word 3			Word 4		Word 5		Word 6	
В	REG	C F	EG.										
P0-7 0 1 2 3 4 5 6 7 P8-15 8 9 10 11 11 12 13 14 15 P16-23 17 18 19 20 21 22 22 23 P24-31 P24-31 P25 26 27 28 29 30	GH101 GH1101 GH111 GH121 GH131 GH131 GH131 GH131 GH131 GH131 GH131 GH131 GH131 GJ131	P0-7 0 1 1 2 3 4 4 5 6 6 7 7 P8-15 8 9 10 11 11 11 12 20 21 22 22 22 22 22 22 22 22 22 22 22 22	GH101 GH121 GH121 GH121 GH131 GH141 GH151 GH161 GH171 GH181 GJ101 GJ111 GJ171 GJ181 GH161 GH171 GH181 GH171 GH181 GH171 GH181 GH171 GH181 GH171 GH181	BYTE CTR A BYTE CTR B END REG LAST WORDS  EOR  LS ENA REG FULL READ WRITE	P 2 1 1 P 2 1 1 P 2 1 1 P 2 1 P 2 1 P 2 1 P 2 1 P 2 P 2	GR131 GR131 GR131 GR131 GR131 GR131 GR131 GC111 GC141 GC141 GC141 GC151 GC151 GC151 GC151 GC151 GC151 GC151 GC17 GC17 GC17 GC17 GC17 GC17 GC17 GC1	UA FETCH CCW1 TY CCW2 TY UNIT SEL RD STORE WR FETCH PND UP COMP ARE INTERRUP CYCLE CR RE STEP CLOCK LS REQ PRIORITY REQUEST REG STATS  COM CHAN DETECT	PE PE	GB181 GB188 GB188 GB188 GB188 GB188 GB188 GB181 GA131 GA131 GA131 GA111 GG181 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB101 GB10 GB10	POS REG TRE INH RD STOR  A  CLOCK  D  INISH SCAN CHAN IN USE POLL POLL IRPT END INSN INH UA TO BUS = 0 UNIT SEL ADR OUT COMPARE  COMPARE  E COD  STOP   G8171 GG131 GA101 GA101 GA101 GA101 GA101 GA101 GA101 GR111 GR121 GG131	GENERAL  J 2 3 PURPOSE 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	GC101 GC101 GC101 GC121 GC121 GC121 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161 GC161	

INDICATOR LATCH LOCATION TABLE (SHEET 2

OF 5)

					CPU #1	Status					
W	ord 1	Wo	ord 2	Wor	d 3	w	ord 4	Wor	rd 5	Wor	rd 6
L	REG	R	REG	м	REG	н	REG	S	AR		
P0-7 0 1 2 3 4 5 5 6 7 P8-15 8 9 10 11 12 12 13 14 15 P16-23 16 17 17 18 19 19 20 20 21 22 22 23 24 24 25 26 26 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28	RL001 RL001 RL001 RL001 RL001 RL001 RL001 RL001 RL001 RL002 RL002 RL002 RL002 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003 RL003	P0-7 0 1 2 3 4 5 6 6 7 7 7 9 10 11 12 13 14 15 P16-23 18 19 19 20 21 22 23	RR001 RR001 RR001 RR001 RR001 RR011 RR011 RR011 RR011 RR021 RR022 RR022 RR022 RR023 RR031 RR031 RR031 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 RR041 R041	P0-7 0 1 2 3 4 5 6 6 7 7 P8-15 8 9 10 11 12 13 14 15 P16-23 16 17 P16-23 18 19 19 20 21 22 23	RM001 RM001 RM001 RM001 RM001 RM011 RM011 RM011 RM011 RM022 RM022 RM022 RM021 RM021 RM031 RM031 RM031 RM031 RM031 RM041 RM041 RM041 RM041 RM041 RM041 RM041 RM051 RM051 RM051	P0-70 0 1 2 3 4 5 6 6 7 P8-15 8 9 10 11 12 13 14 15 P16-21 18 19 19 20 21 22 23	RH001 RH001 RH001 RH001 RH001 RH001 RH011 RH011 RH011 RH021 RH021 RH021 RH021 RH031 RH031 RH031 RH031 RH031 RH041 RH041 RH041 RH041 RH041 RH041 RH041 RH041 RH041 RH041 RH051 RH051 RH051 RH051 RH051 RH051 RH051 RH051 RH051	S.  P8-15  8  9  10  11  12  13  14  15  P16-23  P16-23  P20-23  P24-31  24  25  26  27  28  29  30  31	R A061 R A003 R A003 R A003 R A003 R A002 R A002 R A002 R A002 R A001 R A011 R A011 R A011 R A021 R A022 R A022 R A022 R A033 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031 R A031	ROS P57-89  CE 57 58 CE 641 63 TC 64 65 RY 657 AD CL 657 77 78 78 88 88 88 81 82	RK301 RK301 RK301 RK301 RK311 RK311 RK311 RK311 RK311 RK313 RK313 RK313 RK331 RK331 RK331 RK331 RK331 RK331 RK331 RK331 RK331 RK341
P24-31 24 25 26 27 28 29 30	RL061 RL061 RL061 RL061 RL061 RL071 RL071 RL071 RL071	P24-31 24 25 26 27 28 29 30	RR061 RR061 RR061 RR061 RR061 RR071 RR071 RR071	P24-31 24 25 26 27 28 29 30	RM061 RM061 RM061 RM061 RM061 RM071 RM071 RM071 RM071	P24-31 24 25 26 27 28 29 30	RH061 RH061 RH061 RH061 RH071 RH071 RH071 RH071	0 BYTE 1 STATS 2 3 BYTE 0 STORE 1 STATS 2	K5001 K5001 K5001 K5011 K5021 K5021 K5031 K5031	SS 84 85 86 87 88 89	RK351 RK351 RK351 RK351 RK351 RK351

INDICATOR LATCH LOCATION TABLE (SHEET 3 OF 5)

						r			CPU	#2 Status								
	Word 1			Word 2			Word	3			Word 4		w	ord 5			Word 6	
ROS LU MV ZP ZF ZN TR S	( 20	BH091 RK121 RK121 RK121 RK121 RK121 RK121 KK301 KK301 KK301 KK301 KK301 KK001 KK001 KK003 RK003 RK101 RK101 RK101 RK101 RK101 RK101 RK101 RK101 RK101	ROS IV-CT  AL  WM HC UP MS G MI DG-MG UL  UR  MVR FUNCT CPU MVR FUNCT I/O	42 43 44 45 46 47	RK211 RK201 RK201 RK201 RK211 RK211 RK211 RK211 RK211 RK221 RK221 RK221 RK221 RK221 RK231 RK231 RK231 RK231 RK231 RK231 RK231 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201 RK201	ONE SY RE-FETC NEXT ROS ADDR		0 1 2 3 4 5 6 1 1 2 3 4 5 6 6 1 2 3 4 5 6 6 1 3 4 5 6 6 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	KS221 KS211 KK301 KK301 KK311 KK311 KK311 KK321 KK021 KK021 KS27 KS27 KS27 KS27 KS27 KS27 KS27 KS27	I/O MODE I/O I/O MODE I/O I/O REG IIIME IRPT CONS IRPT L BYTE CNTR  MB CNTR F REG  Q REG EDIT STATS  L SIGN R SIGN R SIGN CARRY RT STORAGE RING	P 0 1 1	KU111 RL111 RL111 RL111 RL111 RL1251 KS251 KS251 CL001 CL001 CL001 CL001 CM001 CM001 RF001 RF001 RF001 RF001 RF001 RF001 RF001 RF001 RF001 RF011 KS81 KS81 KS81 KS81 KS81 KS81 KS81 KS	LSAR  LSFN J REG  MD CTR  G1	\begin{cases} 0 & 1 & 2 & 3 & 4 & 5 & 5 & 6 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1	LS111 LS111 LS111 LS121 LS121 LS121 LS121 KL001 RJ001 RJ001 RJ001 RJ001 CD001 CD001 CD001 CD011 CD011 CD011 CG101 CG201 CG201 CG201 CG201 CG201	HALF SUM  CARRY (L B CNTRS)M M GI GI GI GI GI GI SAR WAR IN L MVR IN R MVR OUT SAR  ROS PROT TAG LCS LOG REQ	0-7 8-15 16-23 24-31 0-7 8-15 16-23 24-31 YTE YTE 16-23 24-31 1-30 32-55 57-89	KT01 KT01 KT01 KT01 KT01 KT01 KT01 KT01

INDICATOR LATCH LOCATION TABLE (SHEET 4 OF 5)


	CPU #	2 Status				
1	Word 7	Wor	d 8			
	IRRENT ROS DRESS	PREVIOUS ROS ADDRESS				
0 1 2 3 4 5	KK312 KK312 KK312 KK312 KK312 KK312	0 1 2 3 4 5	KK312 KK312 KK312 KK312 KK312 KK312			
6 7 8 9	KK313 KK313 KK313 KK313	6 7 8 9	KK313 KK313 KK313 KK313 KK313			
11	KK313	11	KK313			


SC	OR .	IA	R	Maintenance Chk					
P0-7	BA072	P8-15	CA171	PASS		KH321			
0	BA001	8	CA161	FAIL		KH321			
ĭ	BA011	9	CA161	BINARY	TGR	KH211			
2	BA021	l 10	CA161	TEST CT		KH311			
3	BA031	l ii	CA161	1231 011	. 0	KHIII			
4	BA041	12	CA151	FLT	lĭ	KHIII			
5	BA051	13	CA151	OP	12	кнііі			
6	BA061	14	CA151	REG	13	KHIII			
7	BA071	15	CA151		4	KHIII			
P8-15	BA152	P16-23	CA171		5	KHIII			
8	BA081	16	CA141	SEQ	14	KH341			
9	BA091	17	CA141		{ 2	KH341			
10	BA101	18	CA141	CTR	l ī	KH341			
l ii	BA111	19	CA141		<i>(</i> 1	KH345			
12	BA121	20	CA131	SEQ	2	KH345			
13	BA131	21	CA131	STAT	3	KH345			
14	BA141	22	CA131		( ĭ	KH345			
15	BA151	23	CA131	FLT LD (	CHK	KH555			
P16-23	BA232	P24-31	CA171	SUPV ST	AT	KH321			
16	BA161	24	CA121	PROGSV	SCAN STAT	KH321			
17	BA171	25	CA121		NABL STOR	KH321			
18	BA181	26	CA121		(SEQ CTR	KT151			
19	BA191	27	CA121	MODE	MAIN STOR	KT151			
20	BA201	28	CAIII	i	(ROS	KT151			
21	BA211	29	CAIII	ALT PRE	FIX				
22	BA221	30	CAlli	HARD ST	TOP	KT161			
23	BA231	31	CAlli	LOG TO	SR .	KT151			
P24-31	BA312			BLO <b>C</b> K	IND	KH231			
24	BA241	System Sta	itus	SINGLE	CYC	KT271			
25	BA251			1	/ CPU	KT215			
26	BA261			CLOCK	CHAN	KT211			
27	BA271	MASTER CHK	KT081		ROS	KT211			
28	BA281	LOAD	PL031		MAIN STOR	KT211			
29	BA291	TEST	PK101	IRPT CH	K ENABLD	KT161			
30	BA301	WAIT	PK101	CHK RE	G GATED	KT161			
31	BA311	MANUAL	PK101	CHK PEI	ND	KT081			
		SYSTEM	PK101			1			


INDICATOR LATCH LOCATION TABLE (SHEET 5 OF 5)

#### FLT SCAN LOG DECODER

CODE	MEANING
0 00000	No Op
1 00001	ROSDR Gr #1 to Bus (0-30)
2 00010	ROSDR Gr #2 to Bus (31-55)
3 00011	ROSDR Gr #3 to Bus (56-87)
4 00100	ROSDR Gr #4 to Bus (88-89)
5 00101	ROAR to Bus
6 00110	Request for ROS Control
7 00111	SDR to ROAR and Reset Binary Trigger
8 01000	Reset Error Register
9 01001	No Op
10 01010	Request FLT Load
11 01011	Inhibit SAR Gating – Stop
12 01100	Error Register to Bus
13 01101	No Op
14 01110	SDR to IAR IFF Binary Trigger Equals Zero
15 01111	Step Binary Trigger if SDR is All Ones
16 10000	SAR to Bus
17 10001	L Register to Bus
18 10010	Sel Chan to Bus
19 10011	Sel Chan Parity to Bus
20 10100	Stats to Bus
21 10101	H Register to Bus
22 10110	M Register to Bus
23 10111	R Register to Bus
24 11000	LSAR to Bus
25 11001	Mpx Chan Gr #1 to Bus
26 11010	Mpx Chan Gr #2 to Bus
27 11011	Mpx Chan Gr #3 to Bus
28 11100	Common Chan Gr #1 to Bus
29 11101	Common Chan Gr #2 to Bus
30 11110	Common Chan Gr #3 to Bus
31 11111	No Op










#### MAIN STORAGE CABLE COLOR CODING

Blue White Sense-Inhibit Lines Black Gray - 4 wires to terminator gates per array. Black and Brown - gate decode lines. Black and Orange - read-write drivers. Purple - bump circuits.



## STORAGE ARRAY END BOARD D1





A 4 - *	c
Main	Storage

Storage Address Register		10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Address Bits	В						14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Decode Function							Ø Rev	X Dvr	ΥI	Driver	s		Y Go	ites		) Dri			X Gate	es			
Decode Value								4	4	2	1	8	4	2	1	2	1	8	4	2	1		
Other Bit Functions							S Sel	eg ect					•	•	•							В	yte

#### Bump Storage


Input Source	WS or Mask Order		w	Er	nit				٧	٧		
			(1)	2	3		2	3	4	5	6	7
Bump Decode Functions	B Bit		Ø Rev	X Dvrs	B Gat	9	) Dri		;	X Gat	es	
Decode Value	1			4	1		2	1	8	4	2	1

NOTE: W(0) is used to determine which BOM is addressed.

## ADDRESS BITS 13 AND 14 RELATIONSHIP TO STROBE -- INHIBIT SEGMENTS, PLANES AND ADDRESSES

١	Add	ress				1			
١	Bit		Strobe	Strobe	Strobe	Inhibit -	Planes	(Bits)	
1	14	13	Pulse	Bytes	Segments	Segments	Array 1	Array 2	Addresses
ı			В	0,2	A, A'	A, A'	0 - 8	18 - 26	0000-8191
١		1	В	0,2	B, B'	B, B'	0 - 8	18 - 26	8192-16383
	1		Α	0,2	C, C'	C, C'	0 - 8	18 - 26	16384-24575
I	1	1	Α	0,2	D, D'	D, D'	0 - 8	18 - 26	24576-32767
			Α	1,3	A, A'	A, A'	9 - 17	27 - 35	0000-8191
ı		1	Α	1,3	B, B'	B, B'	9 - 17	27 - 35	8192-16383
1	1		В	1,3	C, C'	C, C'	9 - 17	27 - 35	16384-24575
I	1	1	В	1,3	D, D'	D, D'	9 - 17	27 - 35	24576-32767

#### LOCAL STORAGE ADDRESS SEGMENTS




		I/O CHANNEL STATUS			WORKING STORAGE
Sector 00		Selector Channel One	Sector 01	Word	Entire sector is micro-programmer scratchpad.
UU			UI		Word 0111 is PSW left half
		Data Address			
		Word Count			backup. Word 1110 is the
	0011	Data Buffer			Operation Buffer.
		Selector Channel Two			
00		Command Address	10		FLOATING POINT REGISTERS
		Data Address			
	0110	Word Count			Words 0000 thru 0111 are FP
	0111	Data Buffer			registers 1-4 (double word
		Selector Channel Three			registers).
00	1000	Command Address			
	1001	Data Address	10		I/O COMMON CHANNEL
	1010	Word Count			
	1011	Data Buffer		1000	Not used
		Multiplex Channel		1001	Not used
00	1100	Command Address		1010	Not used
	1101	Data Address		1011	Not used
	1110	Word Count		1100	R Reg Break-In Buffer
	1111	Unit Address			Mpx Channel L Reg Buffer
					Mpx Channel Interrupt Buffer
					Mpx Channel Working Storage
					mpx -nemes mening menage
					OFFICE AT DECISTED

#### 11 GENERAL REGISTER

Entire sector is macroprogrammer scratchpad

Word 0	SP 0 0 0 0 0 0 0 0 34 75	8	Command Address	31	SUBCHAR
Word 1	SP Sequence Key Controls	8	Data Address	31	SUBCHANNEL WORD
Word 2	Flags	Channel Status	Count 16	31	FORMAT
Word 3	Unit Address	Unit Address Prime	14	31	
Flags	0 7: <u>Op</u>	<u>8</u> 13	Sequence Controls	31	Channel Status
0 CD 1 CC 2 SILI 3 Skip 4 PCI	000 - Input Forwar 001 - Input Backw 110 - Output Forwar 011 - Input Skip 111 - Stop 100 - End Status A 101 - End Status A	vard vard AND Not WLR	0000 - Idle 0001 - Busy 0011 - CC End Read 0101 - Chan End in 1B 0111 - Chan End Qued 0110 - Device End/Attention in 1B	3 4 5 6	WLR Program Check Protection Check Channel Data Check



#### GATE DRIVERS

	0	1	2	3	4	5	6	7			
7	7	15	23	31	39	47	55	63			
6	6	14	22	30	38	46	54	62			
5	5	13	21	29	37	45	53	61			
4	4	12	20	28	36	44	52	60			
3	3	11	19	27	35	43	51	59			
2	2	10	18	26	34	42	50	58			
1	1	9	17	25	33	41	49	57			
0	0	8	16	24	32	40	48	56			
	(	)	1		2	2	3	3			
				SECTOR							

GATE DRIVERS 2050 Model

F

G

Н

Bytes of Main

Storage

65 K

131K

262K

524K

**Positions** 

of SP

SAR


SP


Bits


-
C
۶
٠
ς
Þ
r.
-
Þ
1
۲
b
>
TOTTO
۲
-
$\sim$
2
4
,
۲
Ē
þ
t
ò
ŭ
7
4
ć

Y Address

X Address







#### BINARY DECODE OF ROAR TO 1 OF 64 DRIVER LINES


1	Base dress	es	First Drive		Ba Add		Second Drive	Decoded Drive Lines
BA0	BA1	BA2	Lines		ваз	BA4	Lines	No A Branch Bit A Branch Bit
					0	0	SD0	Drive 0 P00-QP0 Drive 1 P00-QP1
0	0	0	500		0	1	SD1	Drive 2 P00-QP2 Drive 3 P00-QP3
U	U	0	FD0		1	0	SD2	Drive 4 P01-QP0 Drive 5 P01-QP1
					1	1	SD3	Drive 6 P01-QP2 Drive 7 P01-QP3
				_	0	0	SD4	Drive 8 P02-QP0 Drive 9 P02-QP1
0	0	ı	FD1		0	1	SD5	Drive 10 P02-QP2 Drive 11 P02-QP3
١	-	H		<del>-</del> F	1	0	SD6	Drive 12 P03-QP0 Drive 13 P03-QP1
					1	1	SD7	Drive 14 P03-QP2 Drive 15 P03-QP3
					0	0	SD8	Drive 16 P04-QP0 Drive 17 P04-QP1
0	1	0	FD2		0	1	SD9	Drive 18 P04-QP2 Drive 19 P04-QP3
				<u>-Ł</u>	1	0	SD10	Drive 20 P05-QP0 Drive 21 P05-QP1
					1	1	SD11	Drive 22 P05-QP2 Drive 23 P05-QP3
			[	_	0	0	SD12	Drive 24 P06-QP0 Drive 25 P06-QP1
0	1	1	FD3		0	1	SD13	Drive 26 P06-QP2 Drive 27 P06-QP3
-				Ŧ.	1	0	SD14	Drive 28 P07-QP0 Drive 29 P07-QP1
				L	1	1	SD15	Drive 30 P07-QP2 Drive 31 P07-QP3
					0	0	SD16	Drive 32 P08-QP0 Drive 33 P08-QP1
1	0	0	FD4		0	1	SD17	Drive 34 P08-QP2 Drive 35 P08-QP3
-		-		<del></del> -	1	0	SD18	Drive 36 P09-QP0 Drive 37 P09-QP1
			ı		1	1	SD19	Drive 38 P09-QP2 Drive 39 P09-QP3
					0	0	SD20	Drive 40 P10-QP0 Drive 41 P10-QP1
1	0	1	FD5		0	1	SD21	Drive 42 P10-QP2 Drive 43 P10-QP3
-	-				1	0	SD22	Drive 44 P11-QP0 Drive 45 P11-QP1
			1		1	1	SD23	Drive 46 P11-QP2 Drive 47 P11-QP3
			- 1		0	0	SD24	Drive 48 P12-QP0 Drive 49 P12-QP1
1 1	1	0	FD6	Г	0	1	SD25	Drive 50 P12-QP2 Drive 51 P12-QP3
<u> </u>	-	-		-	1	0	SD26	Drive 52 P13-QP0 Drive 53 P13-QP1
	İ				1	1	SD27	Drive 54 P13-QP2 Drive 55 P13-QP3
			)		0	0	SD28	Drive 56 P14-QP0 Drive 57 P14-QP1
1	1	ı	FD7		0	1	SD29	Drive 58 P14-QP2 Drive 59 P14-QP3
<u> </u>			/		1	0	SD30	Drive 60 P15-QP0 Drive 61 P15-QP1
1			1		1	1	SD31	Drive 62 P15-QP2 Drive 63 P15-QP3


#### BINARY DECODE OF ROAR TO SELECT LINES

Select	F	OAR	Posi	tions	
Lines	5	6	7	8	9
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0	1
6	_	0	1	1	0
7	_	0	1	1	1
8		1	0	0	0
9	-	1	0	0	1
10	-	1	0	1	0
11		1	0	1	1
12	-	1	1	0	0
13	-	1	1	0	1
14	-	1	1	1	0
15	-	1	1	1	1
16	1	-	0	0	0
17	1	-	0	0	1
18	1	-	0	1	0
19	1	1	0	1	1
20	1	-	1	0	0
21	1	-	1	0	1


Select Lines 0-5 are decoded from ROAR Pos 5, 6, 7, 8, and 9 Select Lines 6-15 are decoded from ROAR Pos 6, 7, 8, and 9 Select Lines 16-21 are decoded from ROAR Pos 5, 7, 8, and 9


#### CROS PLANE LOCATIONS - TOP VIEW





^{*}Quarter planes are numbered left to right from pressure plate side





## SELECTOR CHANNEL LATCHES

Name	ALD Page
A Clock	GA101
A Clock Output	GA111
Address Compare	GR151
Address In	GS111
Address Req 0-3	GB171
ridaress fied 0 0	OBITI
B AC	GG131
B Clock	GA121
B Full	GC171
B Reg	GHxxx
B Reg Gate Ctl	GM101
BC	GR131
BC Decoding	GN191
BC = ER	GC111
BC Mod Req	GF141
BC Mod Enable	GR141
BC Mod Ellable	GILITI
BC Ready	GF141
Bus In, Out	GNxxx
Byte Ctr	GR131
C Full	GT141
C Reg	GHxxx
C Reg Gate	GM111
C Reg Set	GM111
CC Step 0, 1, 2, 3	GA131
Checks, Channel	GE101
Checks From CPU	GD101
Clock A0, Al, Step	GA111
Clock B1, B2	GA121
Compare =, ≠	GR151
Condition Codes	GD141
Cycle Ctr	GA131
DTC	GD101
D1, D2	GA161
EOR Cnt Intlek	GC151
EOR 1, 2	GC151
ER 1, 2	GC111
Finish	GB161
First Byte	GF161
First Word	GF161
Flag Reg	GC161
	GA121
GP BC Set A, B	GA121

<u>Name</u>	ALD Page
GP BC Xfer Gt	GC111
GP 1-4	GC101
GP 5-7	GC121
GP 8-11	GC161
Idle Mode	GF111
IF Bus In, Out	GN101
IF Poll	GR121
IF Out Tags	GS131
IF In Tags	GS111
	am
IF Read	GT121
IF Service	GS111
IF Status	GS111
IF Stop	GV101
IF System Reset	GS151
IF Write	GT121
Inh Rd Store	GG131
Inst Inhibit	GD131
Instructions	GD131
Instruction Scan	GF111
ITD Logic	GR111
L1, 2, 3W	GC141
Log-Ind Bus	GPxxx
Log Wd Ctl	GD111
Log-Stop Req	GE121
LS DTC	GD101
LS Enable	GG131
LS Full	GC171
LS Req	GG101
MP C1, C2	GA141
MP C3, C4	GA151
Op In Test	GR101
Op Reg	GC131
Out Tags	GS131
Parity Checker IF	GT101
Parity Generator, Status	GE131
PCI Enable	GG181
PCI Req	GG181
D 11 T . D 1	CD101

Poll Int End

Poll Int Rej

Poll

**GR121** 

GR121

GR121

### SELECTOR CHANNEL LATCHES (Cont'd)

<u>Name</u>	ALD Page
Pos Reg	GB181
Pos Reg Xfer	GB171
Read Intlk	GC151
Read Op	GC131
D 170 1	00191
Read Bkwd	GC131
Read LS Req	GC101
Read Rdy	GF161
Read Store Req	GG101
Record End	GF111
Reg Xfer (B to C)	GT141
Req Reg 0-3	GB101
Req Reg 4-5	GB111
Req Reg Pri 1, 2	GB141
Req Reg Pri 3	GB151
,,	
Req Reg Stat 0, 3, 4	GB131
Req Reg Stat 1, 2	GB121
Req Reg Xfer	GB171
Reset Ctls	GE191
Reset Req	GV111
Sel Out	GR101
Service In	GS111
Sim Ck	GG131
Stat B	GV111
Stat Next	GT161
Stat In	GS111
Stop	GV101
Stop Rel	GV111
Stop Rtne	GV101
Supp Out	GR101
SVC Out Hold	GV151
Tag Gate Generator	GR111
Time Out	GD131
Total Rec Fetch	GF111
UA to Bus 0	GV121
Unit Sel Addr Out	GV121
Unit Sel Addr Out	GB181
WR Chain Proc	GT131
Wr Chain Rdy	GF161
Wr Fetch Reg	GG141
I coon theq	GGITI
Wr Op	GC131
Wr Ready	GF161

IBM CONFIDENTIAL

66 S/360 MODEL 50

Signal	W 0 - 7 Bits on the mover- out bus	CPU stats 4-7 Identifies the signal after the stat 3 relay	Function
Interrupt Test I/O	1000 0000	1001	Issued to the multiplexor channel for a device end interrupt. The channel will set the unit status in M $(0-7)$ . The unit address is in L $(0-7)$
Time - out Check	0100 0000	X X X 0	Issued when the channel fails to respond (in 8 cycles) to the time- out signal with a stat 3 reply
Time - out	0010 0000	X X X 0	Issued when the "153 countdown loop" counts to zero without a stat 3 reply
Foul on Start I/O	0001 0000	0010	Issued when the CAW is invalid
Test Channel	0000 1000	0000	Requests the common channel circuits to test the state of the channel addressed by bits 21 - 23 of the L register, and set the condition code to identify the state of the channel
Test I/O	0000 0100	0100	Issued to initiate a channel routine to test the status of the I/O unit addressed by bits 21 – 31 of the L register. The channel either loads the R and M registers with CSW data, or sets the condition code
Halt I/O	0000 0100	0000	Issued to halt the data transfer occurring in the I/O unit addressed by bits 21–31 of the L register. The channel either loads the R and M registers with CSW data, or sets the condition code
Start I/O	0000 0001	0010	Issued to initiate the I/O command specified by the CCW-1 in the M register. The CAW is in the R register and the unit and channel address is in the L register

Common Channel Decode Lines	Emit Field	Function
CECC A - CC Emit 0	0000	Selector channel interrupt routine in process. Generates an immediate stat 3 reply
CECC A - CC Emit 1	0001	Log reset. Resets the selector channel after a selector channel log-out
CECC A - CC Emit 2	0010	Gate Status. Gates the selector channel status to the CPU after a log-out
CECC A - CC Emit 3	0011	Sets the interface register
CECC A - CC Emit 4	0100	Sets the scan channel latch
CECC A - CC Emit 5	0101	Sets the log trigger
CECC A - CC Emit 6	0110	Resets the common channel and multiplexor channel after log-out
CECC A - CC Emit 7	0111	Local store "Write DTC"
CECC B - CC Emit 1	1001	Proceed on Interrupt signal. Selector channel starts to load the L, R, and M registers with CSW data. Multiplexor channel generates an immediate stat 3 reply
CECC B - CC Emit 2	1010	Selector channel end update test
CECC B - CC Emit 3	1011	High speed channel time-out


69

REPLIES (Different Combinations are Decoded by the Status of CPU Stats 0, 1, 2, and 3)

Request	X001	X011	X101	X111	Countdown/No Reply
Foul on Start I/O	The start I/O would not have been excuted because the subchannel is busy or unavailable. Don't recognize the invalid CAW as a program check. The CC is set to 2 or 3 and the microprogram returns to 1-fetch	not valid	The multiplexor channel requests a reset of the countdown.	The path is available so the invalid CAW is a program error. Store a program check indication in the CSW, set the condition code to 01, and return to 1-fetch	The multiplexor channel is in burst mode, or a circuit malfunction may be causing the
Start I/O	If 1001: The start I/O was initiated on the Mpx ch, and a device end type interrupt may have to be reset. CC is set to 0, 2 or 3.  If 0001: The start I/O was initiated on a Sel Ch. CC is set to 0, 2 or 3.  Return to 1-fetch	An immediate command has been executed, a malfunction has occurred, or the command was not accepted. The reason is indicated in the status of the CSW, the CC is set to 1, and the microprogram returns to 1–fetch	At the moment, the channel is working continously in multiplex mode	not valid	cousing me problem. A time out signal will be issued to see if the channel is operational

Request	X001	X011	X101	X111	Countdown/No Reply
Test I/O	The condition code has	Load the CSW from the data in the R and M register, set the condition code to 01, and return to 1-fetch	The	not valid	The multiplexor channel is in burst mode,
Halt I/O	The condition code has been set to 00, 10, or 11; return to 1-fetch	A multiplex operation has been terminated. Load the unit and channel status into the CSW, set the condition code to 01, and return to 1-fetch	multiplexor channel requests a reset of the countdown. At the moment, the	not valid	or a circuit malfunction may be causing the problem. A time out
Proceed on Interrupt	Mpx reply: If it was a device end type issue Interrupt Test I/O If it was any other type, fetch the interrupt data from 'bump', store it in the CSW, and Trap to the new I/O PSW	Sel reply: Load the CSW from the data in the R and M registers, and Trap to the new I/O PSW	channel is working continuously in multiplex mode	not valid	signal will be issued to see if the channel is operational

Request	X001	X011	X101	X111	Countdown/No Reply
	The condition code has been set to 00, 01, 10, or 11; return to 1-fetch	not valid	not valid	not valid	Refer to Sheet 1 or 2
Interrupt Test I/O	not valid	Mpx reply: Load the CSW from the data in the R and M registers and Trap to the new I/O PSW	not valid	not valid	The multiplexor channel is in burst mode. Reset the IB full stat and return to 1–fetch
Time-out	The multiplexor channel is operating in burst mode, the condition code is set to 10 (2), and the microprogram returns to 1-fetch	not valid	not valid	not valid	Circuit Malfunction Either log the error or store "Ch Ctrl Ck" in the CSW and set the condition code to 01 (Eight cyc!c) countdown)
Time-out Check		This is the "die" signa	to the channel, and n	o reply is expected	5



	Control or Data Error in CPU	Data Error in Channel	Control Error in Channel	Time Out	Time-Out Check
Normal Mode with PSW Bit 13=1	Error set into check reg     CPU and chan stop     CPU and chan are logged     Subchannel is reset     Machine check trap	Not applicable	1. Same as error in CPU	Mpx chan sets log request into CPU check reg     Same as error in CPU     If chan is unable to respond, then time out check will occur	Common chan sets log     request into CPU check reg     Same as error in CPU
Normal Mode with PSW Bit 13=0	Error set into check reg     When PSW bit 13 goes to 1:     CPU and chan stop     CPU and chan are logged     Currently operating subchan lis reset     Machine check trap	Not applicable	Error is set into check reg     Operation on subchannel is terminated by sel reset     When PSW bit 13 goes to 1:     a. CPU and chan are logged     b. Currently operating subchannel is reset     c. Machine check trap	Mpx chan sets log request into CPU check reg     Time out check will always occur	Common chan sets log request into CPU check reg     Set CC1     Load 64 with CCK     Operation on subchannel is terminated by sel reset     When bit 13 goes to 1:     a. CPU and chan are logged b. Currently operating subchannel is reset     Machine check trap
Stop Mode	Error set into check reg     CPU and chan stop	Not applicable	1. Same as error in CPU	1. Mpx sets log request into CPU check reg 2. Same as error in CPU . 3. If chan is unable to set check reg, then time out check	Common chan sets log request into CPU check reg     CPU and chan stop
Ignore Mode	Error set into check reg     No indication to chan     Operation continues	Not applicable	Error is set into check reg     Subchannel is reset     Machine check trap (no log out)	1. Ignore time-out signal	1. Common channel sets log request into CPU check reg 2. Set CC1 3. Load 64 with CK 4. Operation on subchannel is terminated by sel reset

MULTIPLEX CHANNEL ERROR HANDLING

	Control or Data Error in CPU	Data Error in Channel	Control Error in Channel	Time Out	Time-Out Check
with PSW Bit 13=1  Normal Mode with	Error set into CPU chk reg     Cric ichk sent to ext chan     Chan stops     Cric ich sent to ext chan     Chan stops     CPU and chan in error logged     CPU and chan in error logged     Chan reset     Mach chk trap  1. Error set into CPU chk reg     Log chan X latch in com chan set	Chan stops at end of record with data chk in its status reg     When chan not masked, as interrupt occurs	1. Chan stops with chan ctrl chk or IF ctrl chk in its status reg 2. When chan not masked, a chan log out occurs 3. After log out, an interrupt is forced 4. Chan is reset  Same as above	Upon receipt of time out, chkis for chan error conditions     If conditions exist, a chan log out is requested     A. After log out, CSW* is stored with chan crit chk or IF ctri chk in chan status     4. Cond code set to 0 1 and chan reset     If error conditions not existing, time out chk occurs     Same as above	Log request set into CPU chk reg and chan stops with ctrl chk in status reg
PSW Bit*13=0	3. No error signal sent to ext chan WHEN PSW BIT 13 = 1: 4. CPU and chan X are logged 5. Chan reset 6. Mach chk trap				2. Log chan X latch set 3. CSW* is stored and cond code set to 01 4. Chan is reset WHEN PSW BIT 13 = 1: 5. CPU and chan X logged 6. Chan is reset 7. Mach okk trap
Stop Mode	1. Error is displayed in CPU chk	1. Channel stops	1. Channel stops	1. Channel stops	1. Same as ctrl or data error in CPU
or Chan Stop Mode	reg 2. Ctrl chk sent to chan 3. CPU and chan stopped	During initial selection, a log reg stops the CPU     After initial sel, if chan is not masked, a log req stops CPU	During initial selection, a log req stops the CPU     After initial sel, if chan is not masked, a log req stops the CPU	During initial selection, a log req stops CPU     After initial sel, if chan is not masked, a log req stops CPU	
Ignore Mode	Error is set into CPU chk reg     No error signal sent to ext     chan	Chan stops at end of record with a data chk in its status reg     When chan not masked, an interrupt is requested  (Same as normal mode with PSW bit 13 = 1)	Chan stops with chan ctrl chk     or IF ctrl chk in its status reg     When chan not masked, an     interrupt is requested  (Same as normal mode with PSW     bit 13 - 1, except no log out)	1. Ignore time out signal	1. Log request set into CPU chk reg 2. CSW* is stored with status chan ctrl chk 3. Cond code set to 01 4. Chan is reset

SELECTOR CHANNEL ERROR HANDLING

^{*}Could be partial or complete CSW depending on op code.

Chan Read -- Data errors detected at the interface are corrected (parity inverted).

Chan Write -- Data errors detected at the interface are not corrected.

Chan Stop mode differs from stop mode in that the channel will stop on program, protect, and chain checks detected in channel in addition to above errors when in chan stop mode,

## CUT ALONG DOTTED LINE

IBM Field Engineering Handbook, System/360 Model 50	D, Form Z22-2855-1
From	Office No
Circle one of the comments and explain in the space pro Suggested Addition (page) Suggested Deletion (page) Explanation:	

FIRST CLASS
PERMIT NO. 81
POUGHKEEPSIE. N.Y.

# BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

POSTAGE WILL BE PAID BY

IBM Corporation
P.O. Box 390
Poughkeepsie, N.Y. 12602

Attn: FE Manuals, Department B96

International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N.Y. 10601